6312 Fallingwater Dr, Huntington Beach, CA, 92647

(714) 273-4326 (cell)

glahoiten@yahoo.com

	Absolute Value Detector Project
	Used Cadence to create the schematic and layout of a six bit absolute value detector.   Our project achieved the goal of consuming minimal energy (second lowest in the class) and a worst case delay of one nanosecond. This was accomplished using transmission gate based XOR gates, simplified adder logic, and maximized inverted logic via De Morgan’s laws.

 Summary of Cadence project in PDF format